

# Sub 0.5 V Operation of Performance Driven Mobile Systems Based on Area Scaled Tunnel FET Devices

Anukool Rajoriya, Mayank Shrivastava, *Member, IEEE*, Harald Gossner, *Senior Member, IEEE*, Thomas Schulz, and V. Ramgopal Rao, *Senior Member, IEEE*

**Abstract**—Advanced mobile applications demand low power and high performance systems. In this paper, a technology computer aided design (TCAD)-based feasibility investigation of a recently proposed area tunneling field effect transistor (FET) structure is carried out from the point of high volume and ultralow power mobile applications. We demonstrate that for realization of future ultralow power and high performance systems, unique properties of area tunneling class of tunnel FET structures need to be employed. These devices are realized by engineering the tunneling region profile and tunneling cross-sectional area. The optimized devices are found to leverage up to  $\sim 7\times$  energy reduction when compared with the 20-nm node MOS device options while meeting the high performance targets. Device design insights for such an area tunneling class of tunnel FET structures are discussed in this paper for the first time. It is shown that by lowering the supply voltage below 0.5 V, up to  $10\times$  reduction of the energy delay product is feasible by using area tunneling devices.

**Index Terms**—Area tunneling field effect transistor (FET), energy minimization, line tunneling FET and TFET, low voltage operation, SOC, tunnel field effect transistor.

## I. INTRODUCTION

A SURGE in handheld consumer electronics such as smart phones and tablet PCs [1] requires to minimize active and leakage power [2]–[4] by scaling down the supply voltage below 0.5 V. This needs to be done while still maintaining acceptable operating frequencies in a few GHz range. CMOS technologies do not offer much design space in the sub 0.5 V operating regime, because of their limited subthreshold swings, which cannot be scaled below 60 mV/dec at room temperature [5].

The proposed steep subthreshold device [6], known as tunnel FET, is found to be energy-efficient only at low frequency [7], [8] as it suffers from either a low subthreshold slope [9] or a low  $I_{ON}$  [10], [11]. In the past, several remedies were proposed to circumvent the low ON current [12]–[15].

Manuscript received October 24, 2012; accepted June 18, 2013. Date of current version July 19, 2013. This work was supported by Intel Mobile Communications, GmbH. The review of this paper was arranged by Editor M. Ieong.

A. Rajoriya and V. R. Rao are with the Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai MH 400076, India (e-mail: anukool@ee.iitb.ac.in; rrao@ee.iitb.ac.in).

M. Shrivastava, H. Gossner, and T. Schulz are with Intel Mobile Communication, GmbH, Munich 85579, Germany (e-mail: mayank.shrivastava@intel.com; harald.gossner@intel.com; thomas.schulz@intel.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TEDE.2013.2270566

As shown in Fig. 1(a), in conventional tunnel field effect transistor (TFET) devices, tunneling takes place within 1–2 nm ( $T_{TUN}$ ) of inversion layer; however, the fundamental bottleneck is that  $T_{TUN}$  cannot be increased significantly by changing technology or process parameters, so drive current is limited by tunneling area ( $W \times T_{TUN}$ ),  $W$  being the device width.

Recently, a new class of tunneling devices have been proposed that resolve this problem by allowing tunneling across a wider area under the gate [16]–[24]. These devices possess a large tunneling cross section ( $W \times L_G$ ); therefore we call them as area tunneling FET devices. As the underlying device behavior differs from known MOS devices, the question arises how logic circuits, e.g., inverter chains will perform when area tunneling devices are used. In this paper, we compare power and performance behavior of low  $V_T$ , high  $V_T$  MOS and area tunneling devices using detailed technology computer aided design (TCAD) simulations. While detailed tunneling models are still under development [25], [26], fundamental trends in the circuit behavior of tunnel FET circuits can be extracted using the methodology presented in this paper. Out of the various proposed area scaled devices, the sandwiched barrier tunnel FET (STBFET) is used in this paper as a reference for implementation of an area scaled device [Fig. 1(a)] [21] for further circuit analysis. It roughly possesses a tunneling area, which increases with  $L_G$  for very small gate lengths and then reaches a saturation for  $L_G > 20$  nm.

This paper is organized as follows. Section II describes the simulation setup and methodology used for device assessment, while device optimization is described in Section III. This is followed by an investigation of the feasibility of area scaled devices along with MOSFET and TFET devices for system assessment based on delay, energy, and energy-delay product (EDP) matrix for sub 0.5 V supply voltage operation.

## II. SIMULATION SETUP AND METHODOLOGY

### A. Simulation Setup

We used a well-calibrated TCAD setup with drift-diffusion transport and nonlocal band-to-band tunneling model [27] for capturing the tunneling phenomenon. The nonlocal model uses Wentzel–Krammer–Brillouin approximations to calculate the tunneling probability using electron-hole wave-vector throughout the tunneling path. Since we have used SiGe in this paper, mobility and tunneling models were calibrated against experimental data of SiGe MOSFET and TFET devices presented in [12] and [28] [Fig. 2(a) and (b)]. Quantum confinement




Fig. 1. Cross sectional diagram of (a) conventional or width scaled TFET and (b) nonconventional or area scaled TFET. In a width scaled TFET, direction of electron tunneling (red arrows) is normal to source-channel interface and tunneling cross section is given by  $W \times T_{TUN}$ . As  $T_{TUN}$  is a few nm, tunneling can be viewed as point tunneling in 2-D picture. While in an area scaled TFET, tunneling appears as line tunneling in 2-D scenario that occurs normal to source pocket interface with a tunnel cross section  $W \times L_{OV}$ .  $L_{OV}$  is source overlap under gate that can be made larger equivalent to the channel length  $L_G$ . Solid yellow arrow: direction of current flow in the device which for the case of a conventional TFET flows parallel to gate while for area scaled TFET case, flows normal to gate under source gate overlap and again parallel to gate under spacer region.




Fig. 2. Calibration of drift-diffusion models for (a) SiGe-based MOSFET from [12] and (b) band-to-band tunneling models from [28].

due to strong electric gate field as recently reported by Vandenberghe *et al.* [29], which reduces density of states and increases bandgap which in turn affects the tunneling rate, could be neglected to first order, as the impact of quantization on tunneling rate is much less relevant in a heterostructure device having an epitaxial layer thickness of more than 2 nm as compared with a purely Si-based device [30]. Strain in a Si/SiGe heterostructure will increase the  $I_{ON}$  [31]. However, in this paper we did not consider those effects.

### B. Methodology

For the energy-performance evaluation, a loaded inverter stage with a fan-out of 1 is used with a load capacitance of 2.4 fF ( $C_{INT}$ ). The input pulse to the inverter has a rise and fall time of 20 ps and the maximum and minimum of voltages are  $V_{DD}$  and 0, respectively. The width of P-type (N-type) device is set for the same drive current at  $V_{GS} = V_{DS} = V_{DD}$  as that of N-type (P-type) width of 30 nm, if  $I_{n\text{type}} (A/\mu\text{m}) > I_{p\text{type}} (A/\mu\text{m})$  and vice versa. Standard definition of delay is used to extract per stage delay [32]. Total energy ( $E_{total}$ ) is the sum of static energy ( $E_{static}$ ) due to off current and dynamic energy during switching activity including a probability of such event ( $\alpha$ ). Dynamic energy is calculated by integrating the pull-up transistor current and voltage waveforms for one-half cycle ( $E_{pMOS}$ ) and other-half for pull-down device ( $E_{nMOS}$ )




Fig. 3. Silicon STBFET (N-Type) ON current as a function of supply voltage for different threshold voltages. When supply voltage varies from 1 to 0.5 V, the ON current decreases by five times for a  $V_T = 100\text{-mV}$  device. Sandwich barrier tunnel FET using a SiGe source is an implementation of an area scaled TFET.

using TCAD mixed-mode simulation results. It should be noted that we have made no deliberate attempt to minimize the overall energy, except for fixing the leakage current at 1 pA/ $\mu\text{m}$ , for a fair comparison between the different classes of devices.

### C. Voltage Scaling

As per International Technology Roadmap for Semiconductors (ITRS) [4],  $I_{ON}$  at  $V_{DS} = V_{GS} = V_{DD}$  is required to have a value of 550/350  $\mu\text{A}/\mu\text{m}$  for low-operating power/low-standby power mode of operation for an nMOS. Fig. 3 shows the extracted ON current ( $I_{ON}$ ) plot as a function of supply voltage for three different  $V_T$  values for an area scale device. Different  $V_T$  is achieved by varying doping concentration in epitaxial layer. Here,  $V_T$  is defined at a gate voltage where the device exhibits a sharp rise in the drain current. As the supply

TABLE I  
DEVICE AND ELECTRICAL PARAMETERS

Device Parameters	Value
$L_G$ (nm)	20
EOT (nm)	0.4, 0.6, 1.0
$T_{BODY}$ (nm)	15
$T_{BULK}$ (nm) (MOS-HP)	60
$T_{EPI}$ (nm)	2
Source/Drain doping ( $\text{cm}^{-3}$ )	$10^{20}$
WF (eV) (n-type)	4.1
WF (eV) (p-type)	4.9
Ge mole fraction (%)	30




Fig. 4. Schematic representation of cross section of the devices used in this paper with  $L_G = 20$  nm. (a) STBFET. (b) High performance MOSFET (MOS-HP). (c) Low power MOSFET (MOS-LP). In STBFET devices, source is n++ (p++) in the case of N-type (P-type) operation.

voltage is reduced from a nominal value of 1.0 to 0.5 V, the  $I_{ON}$  reduces by five times from its nominal value at 1 V, for the area scaled TFET with 100 mV  $V_T$ . This reduction becomes severe in a high  $V_T$  device (300 mV) where  $I_{ON}$  reduction by an order of magnitude can be seen. An order of magnitude reduction in  $I_{ON}$  will make the circuit at least five times slower.

#### D. Motivation to Use SiGe: Challenges With All-Silicon STBFET

We have used SiGe as a technological option because of its CMOS compatibility to maintain a moderate level of  $I_{ON}$  with low supply voltages, which was previously investigated in [33]–[37]. However, replacing silicon with  $\text{Si}_{1-x}\text{Ge}_x$  is also likely to increase the off state leakage current, hence it is required to use heterostructure-based area scaled devices [28], [38]–[40].

### III. OPTIMIZED DEVICES

Fig. 4 shows various devices under investigation which include a STBFET as example of an area scaled TFET, a high performance MOSFET (MOS-HP), and a low power MOSFET (MOS-LP). We have used gate length of 20 nm ( $L_G$ ) and three different equivalent oxide thicknesses (EOTs) (0.4, 0.6, and 1 nm) while other details can be seen from Table I. The present investigation is shown for a silicon-on-insulator (SOI) process but similar trends are applicable for an equivalent bulk process. In the following sections, we will discuss about optimization of these devices.




Fig. 5. Impact of introducing SiGe on the ON current at 0.6 V supply voltage for various STBFETs. For N-type STBFET, source contains SiGe while for the case of P-STBFET, SiGe is used in the Epi region. The current increases by  $3\times$  and  $10^5\times$  with 30% Ge content for N and P type STBFETs, respectively.




Fig. 6. Impact of (a) Germanium content and (b) epi doping on threshold voltage for N-STBFET,  $V_T$  decreases linearly with an increase in Ge mole fraction.

#### A. STBFET

Fig. 5 shows extracted  $I_{ON}$  at  $V_{DD} = 0.6$  V and  $I_{OFF} = 1$  pA/ $\mu\text{m}$  for various  $\text{Si}_{1-x}\text{Ge}_x$  device options and the results are compared with an all silicon device. As mentioned earlier, use of an all Si device does not give CMOS comparable currents and the currents are  $<100$   $\mu\text{A}/\mu\text{m}$ . However, it can be seen from the figure that we need to use  $\text{Si}_{1-x}\text{Ge}_x$  at source for N-type while P-type devices contain a  $\text{Si}_{1-x}\text{Ge}_x$  epi for CMOS compatible currents. Therefore, for this paper we use SiGe source for N-STBFET and SiGe epitaxial layer for P-STBFET.

Justification of using other parameters is as follows.

1) *Effect of Ge Mole Fraction on Threshold Voltage:* if Ge concentration  $x$  is increased in  $\text{Si}_{1-x}\text{Ge}_x$ , its bandgap reduces, which in turn increases the carrier tunneling rate, thereby reducing the voltage to get a certain amount of carriers [Fig. 6(a)]. A similar effect of epitaxial layer doping on the  $V_T$  can be seen by Fig. 6(b). Fig. 7(a) shows the effect of varying epitaxial layer thickness on the threshold voltage for a fixed 30% Ge content. A thinner epitaxial layer/pocket depletes completely in comparison with a thicker one. In this case, a higher gate voltage is required to invert the epilayer.

Fig. 7(b) shows the effect of epi thickness on  $I_{ON}$ . As stated earlier, thinner epitaxial layer results in a higher  $V_T$ .




Fig. 7. Impact of epitaxial thickness on (a)  $V_T$  with different values of Ge for a constant 0.5 V supply and (b)  $I_{ON}$  with different value of supply voltage (varied from 0.6 to 0.3 V in 0.05 V step) for a fixed 30% Ge content ( $x$ ).




Fig. 8. Impact of  $\kappa$  spacer on the  $I_{ON}$  and  $I_{OFF}$ . (a) N-STBFET. (b) PSTBFET. A high- $\kappa$  spacer improves ON current.

Therefore  $I_{ON}$  current in this case will be  $V_T$  limited. As epitaxial layer thickness is increased, tunnel width decreases and  $I_{ON}$  increases. A further increase in the thickness, however, degrades  $I_{ON}$  again, because the thicker epitaxial layer reduces gate control over tunnel junction. There is a window of variation in epi thickness of  $\pm 0.2$  nm which only yields  $< 10\%$   $I_{ON}$  degradation from its maximum value.

2) *Effect of Spacer Dielectric Constant  $\kappa$* : The conductivity of region beneath spacers is modulated by gate fringing field through spacer coupling after the devices turns on. In Fig. 8, the effect of varying the  $\kappa$  of spacer on  $I_{ON}$  is shown. At lower values of dielectric constant, such as  $\text{SiO}_2$  ( $\kappa = 3.9$ ), higher epi resistance limits the current. Employing a high- $\kappa$  material mitigates this effect until it is again limited by tunnel junction resistance. The  $I_{OFF}$  does not have a strong dependence on spacer  $\kappa$  for both N- and P-type devices, which is apparent from Fig. 8.

Based on a careful examination of the dependence of electrical quantities on material parameters and device geometry, a STBFET device with a 2-nm thick epitaxial layer, a high  $\kappa$  ( $\kappa = 21$ ) spacer, and 30% Ge content is used for circuit assessment.

## B. MOSFET

We selected two MOSFET flavors for this paper. A high performance MOSFET (MOS-HP), which is a SOI MOS device, is selected based on the recommendations of ITRS [4] having an  $I_{OFF}$  of 100 nA/ $\mu\text{m}$ . A body thickness ( $T_{BULK}$ ) of 60 nm, and a  $1.2 \times 10^{18} \text{ cm}^{-3}$  channel doping is used. A low power MOSFET (MOS-LP), which is based on a fully depleted SOI technology, having a high  $V_T$  is also optimized for a leakage current  $10^{-12} \text{ A}/\mu\text{m}$  at different supply voltages using a 15-nm thick body ( $T_{BODY}$ ). The substrate doping is




Fig. 9. Simulated transfer characteristics (a) for area scaled device with varying  $V_T$ , where  $V_T$  is defined at a gate voltage where the device exhibits a sharp rise in drain current (arrows point drain voltage used). (b) Both MOSFETs and an area scaled device ( $V_T = 100$  mV).




Fig. 10. (a) Simulated gate capacitance of the devices. (b) Inverter transfer characteristics and capacitance of a STBFET and a MOSFET. As maximum gate capacitance value lies 2–2.5 fF/ $\mu\text{m}$  for all the devices having  $W_p/W_n = 3$  with  $W_n = 30$  nm, absolute device capacitance ( $\sim 10^{-17}$  F) is always of two orders lower compared with the load capacitance  $C_{INT}$  (2.4 fF).

used as a parameter for leakage current optimization. For both the MOSFETs we used 15-nm spacers.

## IV. LOGIC PERFORMANCE COMPARISON

### A. Delay–Power Versus Supply Voltage

Fig. 9 shows the simulated  $I_{DS}-V_{GS}$  characteristics of the devices. In Fig. 9(a), the characteristics of STBFET for




Fig. 11. Delay versus supply voltage for (a) STBFET devices, (b) for MOSFETs and TFET, and (c)  $I_{ON}$  at  $V_{GS} = V_{DS} = V_{DD}$ . Roughly delay is given by  $C_L V_{DD} / I_{ON}$  hence for a fixed  $C_L$  (2.4 fF) device that shown in better  $I_{ON}$  for a given  $V_{DD}$  gives a better performance.




Fig. 12. (a) Dynamic power, (b) static power, and (c) static energy ( $E_{st} = P_{st} \times \tau$ ) where  $\tau$  being the stage delay. A MOS-HP dissipates more energy in idle state than the rest of the devices. This becomes worse at low operating frequencies making these devices unsuitable for applications where high battery life is required in idle state.

different  $V_T$  are shown. In Fig. 10(a), the simulated gate capacitance is shown as a function of gate voltage at a drain voltage of 0 V. For all devices, the capacitance magnitude is in the range of a few fF/ $\mu\text{m}$ . For a minimum sized inverter ( $W = 30$  nm), the device capacitance is  $\ll C_{INT}$  (2.4 fF), which is apparent from Fig. 10(b) where a minimum sized inverter output is shown for both with and without loads cases. This shows that even though output capacitance is different for a MOSFET and a STBFET for isolated devices, it remains constant for loaded case, which is solely dictated by the external capacitance.

The extracted delay is shown as a function of supply voltage in Fig. 11(a) for all the STBFET devices while Fig. 11(b) depicts the rest of the devices. For higher supply voltages ( $> 0.5$  V), STBFET delay is comparatively larger than MOS-HP delay because of ON current reduction at higher drain current. This happens because of the resistance offered by a thinner (2 nm) epitaxial layer. Nevertheless, it can be seen clearly that a MOSFET equivalent delay is achieved at a lower supply voltage ( $< 0.5$  V) by STBFET inverter due to its high driving capability [Fig. 11(c)]. The considered MOS-LP is a high  $V_T$  device, which operates mostly in subthreshold region in our investigation [Fig. 9(b)] leading to a lower  $I_{ON}$ . Hence, it is required to apply a larger  $V_{DD}$  to achieve a lower delay. Fig. 12(a) shows the dynamic power ( $P_{dyn} = E_{dyn} / \tau$ ) for the devices plotted as a function of supply

voltage scaling. Since the dynamic power roughly goes by  $CV^2 / \tau$ , obviously the devices that show lower delay at a given  $V_{DD}$  also result in larger dynamic power dissipation. Static power ( $I_{OFF} \times V_{DD}$ ) dissipation can be seen from Fig. 12(b), where all device characteristics except MOS-HP overlap due to a constant leakage current (1 pA/ $\mu\text{m}$ ). However, a remarkable difference between the MOS-HP device power compared with other devices is visible because of the high device leakage current ( $\sim 100$  nA/ $\mu\text{m}$ ).

### B. Energy Versus Performance

For handheld and mobile applications a longer battery life in idle state has always been of paramount interest, which is governed by energy consumption in the device. For this purpose, static energy ( $P_{st} \times \tau$ ) is shown in Fig. 12(c) as a function of maximum operating frequency ( $\tau^{-1}$ ).

Fig. 12(c) shows the limitation of use of MOS-HP in applications where very low signal activity and longer battery life are desired. The reason for this behavior is that all devices except MOS-HP have got a very low leakage. Therefore, at a lower operating frequency and for a fixed  $V_{DD}$ , it is important to optimize the device for a lower leakage current. Fig. 13 shows the total energy per operation as a function of performance (operating frequencies) for 0.01 activity factor, where open symbols represent the extraction from transient




Fig. 13. Total energy per operation versus performance for 0.01 activity factor (a) for a STBFET ( $V_T = 50$  mV), and MOSFETs (b) for STBFET devices. Symbol: TCAD-based extraction and line analytical [41] calculations. A low  $V_T$  STBFET can be used with a lower supply voltage resulting in low energy dissipation. A high  $V_T$  MOS-LP requires a high  $V_{DD}$  to meet the targeted performance requirements but leads to higher energy dissipation. (c) STBFET (100 mV) leads to an energy saving of  $\sim 7\times$  ( $3\times$ ) in comparison with MOS-LP (MOS-HP) at 1-GHz frequency.




Fig. 14. EDP for (a) EOT = 0.4 nm, (b) EOT = 0.6 nm, and (c) EOT = 1 nm. It can be seen that with a STBFET, EDP can be minimized at sub 0.5 V supply voltages compared with other devices.

device simulation while the solid lines are generated using (1) [41]

$$E_a = V_{DD}^2 C L_d^2 f^2 \left( \frac{\alpha}{2 L_d f} + \frac{I_{off}}{I_{on}} \right) \quad (1)$$

where  $L_d = 1$  (logic depth),  $\alpha = 0.01$  (activity factor),  $C = 2.4$  fF, and  $f = 1$  (fan out).  $I_{ON}$  and  $I_{OFF}$  at  $V_{DD}$  are extracted from TCAD simulations. Fig. 13(a) compares STBFET ( $V_T = 50$  mV) with MOSFET and TFET devices while Fig. 13(b) compares STBFETs having a different threshold voltage values. Because of the relatively higher ON currents at lower supply voltages and a lower leakage current, STBFET devices consume lesser energy for operating frequencies  $< 4$ -GHz. MOS-LP devices require a higher  $V_{DD}$  for achieving the targeted performance [Fig. 11(b)] leading to an overall higher energy dissipation per operation. A MOS-HP although uses a similar  $V_{DD}$  as that of area scaled TFET, its higher static energy leads to an increased overall energy in the low to medium frequency region as shown in Fig. 12(c). Fig. 13(c) shows the relative energy per operation for the  $V_T = 100$ -mV STBFET, for MOS-HP and MOS-LP. It is evident from the figure that, with the STBFET, a  $\sim 5\times$ ,  $\sim 7\times$ , and  $\sim 14\times$  improvement can be obtained at 3 GHz, 1 GHz, and 10-MHz frequency, respectively, compared with the MOS-LP.

### C. Energy-Delay Product Versus Supply Voltage

Some demanding applications on mobile devices require a sufficient level of performance. In all those applications, it is necessary to take the EDP into account for device assessment [41]. In Fig. 14, the different tunnel FET devices are compared. Due to higher energy and higher delay, the MOS-LP could not be used in such applications. A MOS-HP leads to a minimum EDP similar to STBFET, though the performance of the STBFET is quite superior at lower supply voltages. Shrinking of EOT enhances the performance of the STBFET further (Fig. 14). The reason for this behavior is that, at reduced EOTs, gate control over epitaxial region improves, which enhances  $I_{ON}$ . This is manifested in a lower EDP product.

## V. CONCLUSION

This paper clearly showed that area scaled TFET structures with appropriate  $I_{ON}$  can fulfill the requirements of GHz operation at voltages below 0.5 V. Extreme low voltage operation of logic chains benefitted from high  $I_{ON}$  and super-steep sub-threshold swing characteristics of area tunneling tunnel devices giving rise to a  $7\times$  ( $3\times$ ) saving in energy when compared with MOS-LP (MOS-HP), respectively, at 1-GHz operation. The predicted  $10\times$  reduction of EDP of area tunneling devices, such as STBFETs compared with MOSFETs (EOT = 0.4 nm)

at sub 0.4 V supply voltage operation would lead to a quantum leap for processors in mobile applications.

#### ACKNOWLEDGMENT

The authors would like to thank the members of the Microelectronics Group at the Indian Institute of Technology, Bombay, India for various interesting discussions on this topic.

#### REFERENCES

- [1] J. G. Koomey, S. Berard, M. Sanchez, and H. Wong, "Implications of historical trends in the electrical efficiency of computing," *Ann. Hist. Comput.*, vol. 33, no. 3, pp. 46–54, Mar. 2011.
- [2] H. Shang, S. Jain, E. Josse, E. Alptekin, M. H. Nam, S. W. Kim, K. H. Cho, I. Kim, Y. Liu, X. Yang, X. Wu, J. Ciavatti, N. S. Kim, R. Vega, L. Kang, H. V. Meer, S. Samavedam, M. Celik, S. Soss, H. Utomo, R. Ramachandran, W. Lai, V. Sardesai, C. Tran, J. Y. Kim, Y. H. Park, W. L. Tan, T. Shimizu, R. Joy, J. Strane, K. Tabakman, F. Lalanne, P. Montanini, K. Babich, J. B. Kim, L. Economikos, W. Cote, C. Reddy, M. Belyansky, R. Arndt, U. Kwon, K. Wong, D. Koli, D. Levedakis, J. W. Lee, J. Muncy, S. Krishnan, D. Schepis, X. Chen, B. D. Kim, C. Tian, B. P. Linder, E. Cartier, V. Narayanan, G. Northrop, O. Menut, J. Meiring, A. Thomas, M. Aminpur, S. H. Park, K. Y. Lee, B. Y. Kim, S. H. Rhee, B. Hamieh, R. Srivastava, R. Koshy, C. Goldberg, M. Pallachalil, M. Chae, A. Ogino, T. Watanabe, M. Oh, H. Mallela, D. Codi, P. Malinge, M. Weybright, R. Mann, A. Mittal, M. Eller, S. Lian, Y. Li, R. Divakaruni, S. Bukofsky, J. D. Kim, J. Sudijono, W. Neumueller, F. Matsuoka, and R. Sampson, "High performance bulk planar 20 nm CMOS technology for low power mobile applications," in *Proc. Symp. VLSI Technol.*, Jun. 2012, pp. 129–130.
- [3] N. Planes, O. Weber, V. Barral, S. Haendler, D. Noblet, D. Croain, M. Bocat, P. Sassoulas, X. Federspiel, A. Cros, A. Bajolet, E. Richard, B. Dumont, P. Perreau, D. Petit, D. Golanski, C. Fenouillet-Beranger, N. Guillot, M. Rafik, V. Huard, S. Puget, X. Montagner, M.-A. Jaud, O. Rozeau, O. Saxod, F. Wacquant, F. Monsieur, D. Barge, L. Pinzelli, M. Mellier, F. Boeuf, F. Aunaud, and M. Haond, "28 nm FDSOI technology platform for high-speed low-voltage digital applications," in *Proc. Symp. VLSI Technol.*, Jun. 2012, pp. 133–134.
- [4] (2011). *International Technology Roadmap for Semiconductors (ITRS)* [Online]. Available: <http://www.itrs.net>
- [5] K. P. Cheung, "On the 60 mV/dec @300 K limit for MOSFET subthreshold swing," in *Proc. Int. Symp. VLSI Technol. Syst. Appl.*, Apr. 2010, pp. 72–73.
- [6] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, pp. 329–337, Nov. 2011.
- [7] U. E. Avci, R. Rios, K. Kuhn, and I. A. Young, "Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic," in *Proc. Symp. VLSI Technol.*, Jun. 2011, pp. 124–125.
- [8] H. Kam, T.-J. King-Liu, E. Alon, and M. Horowitz, "Circuit-level requirements for MOSFET-replacement devices," in *Proc. IEEE IEDM*, Dec. 2008, p. 1.
- [9] D. K. Mohata, R. Bijesh, S. Mujumdar, C. Eaton, R. Engel-Herbert, T. Mayer, V. Narayanan, J. M. Fastenau, D. Loubichev, A. K. Liu, and S. Datta, "Demonstration of MOSFET-like on-current performance in arsenide/antimonide tunnel FETs with staggered hetero-junctions for 300 mV logic applications," in *Proc. IEEE IEDM*, Dec. 2011, pp. 33.5.1–33.5.4.
- [10] W. Y. Choi, B. G. Park, J. D. Lee, and T.-J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 743–745, Aug. 2007.
- [11] K. E. Moselund, H. Schmid, C. Bessire, M. T. Bjork, H. Ghoneim, and H. Riel, "InAs–Si heterojunction nanowire tunnel diodes and tunnel FETs," in *Proc. IEEE IEDM*, Oct. 2012, pp. 16.6.1–16.6.4.
- [12] F. Mayer et al., "Impact of SOI, Si<sub>1-x</sub>Ge<sub>x</sub>OI and GeOI substrates on CMOS compatible Tunnel FET performance," in *Proc. IEEE IEDM*, Dec. 2008, pp. 1–5.
- [13] T. Krishnamohan, K. Donghyun, S. Raghunathan, and K. Saraswat, "Double-gate strained-ge heterostructure tunneling FET (TFET) with record high drive currents and  $\ll$  60 mV/dec subthreshold slope," in *Proc. IEEE IEDM*, Dec. 2008, pp. 1–3.
- [14] D. K. Mohata, R. Bijesh, S. Mujumdar, C. Eaton, R. Engel-Herbert, T. Mayer, V. Narayanan, J. M. Fastenau, D. Loubichev, A. K. Liu, and S. Datta, "Demonstration of MOSFET-like on-current performance in arsenide/antimonide tunnel FETs with staggered hetero-junctions for 300 mV logic applications," in *Proc. IEEE IEDM*, Dec. 2011, pp. 33.5.1–33.5.4.
- [15] Z. X. Chen, H. Y. Yu, N. Singh, N. S. Shen, R. D. Sayanthan, G. Q. Lo, and D.-L. Kwong, "Demonstration of tunneling FETs based on highly scalable vertical silicon nanowires," *IEEE Electron Device Lett.*, vol. 30, no. 7, pp. 754–756, Jul. 2009.
- [16] P. Patel, J. Kanghoon, A. Bowonder, and C. Hu, "A low voltage steep turn-off tunnel transistor design," in *Proc. SISPAD*, Sep. 2009, pp. 1–4.
- [17] K. Ganapathi and S. Salahuddin, "Heterojunction vertical band-to-band tunneling transistors for steep subthreshold swing and high on current," *IEEE Electron Device Lett.*, vol. 32, no. 5, pp. 689–691, May 2011.
- [18] S. H. Kim, S. Agarwal, Z. A. Jacobson, P. Matheu, C. Hu, and T.-J. K. Liu, "Tunnel field effect transistor with raised germanium source," *IEEE Electron Device Lett.*, vol. 31, no. 10, pp. 1107–1109, Oct. 2010.
- [19] G. Zhou, Y. Lu, R. Li, Q. Zhang, W. S. Hwang, Q. Liu, T. Vasen, C. Chen, H. Zhu, J.-M. Kuo, S. Koswatta, T. Kosel, M. Wistey, P. Fay, A. Seabaugh, and H. Xing, "Vertical InGaAs/InP tunnel FETs with tunneling normal to the gate," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1516–1518, Nov. 2011.
- [20] G. Zhou, Y. Lu, R. Li, Q. Zhang, Q. Liu, V. Tim, H. Zhu, K. Jenn-Ming, K. Tom, W. Mark, F. Patrick, S. Alan, and H. Xing, "InGaAs/InP tunnel FETs with a subthreshold swing of 93 mV/dec and ION/OFF ratio near 10<sup>6</sup>," *IEEE Electron Device Lett.*, vol. 33, no. 6, pp. 782–784, Jun. 2012.
- [21] R. Asra, M. Shrivastava, K. V. R. M. Murali, R. K. Pandey, H. Gossner, and V. Ramgopal Rao, "A tunnel FET for V<sub>DD</sub> scaling below 0.6 V with a CMOS-comparable performance," *IEEE Trans. Electron Devices*, vol. 58, no. 7, pp. 1855–1863, Jul. 2011.
- [22] R. Asra, K. V. R. M. Murali, and V. Ramgopal Rao, "A binary tunnel field effect transistor with a steep sub-threshold swing and increased ON current," *Jpn. J. Appl. Phys.*, vol. 49, pp. 120203-1–120203-3, Dec. 2010.
- [23] A. C. Ford, C. W. Yeung, S. Chuang, H. S. Kim, E. Plis, S. Krishna, C. Hu, and A. Javey, "Ultrathin body InAs tunneling field-effect transistors on Si substrates," *Appl. Phys. Lett.*, vol. 98, no. 11, pp. 113105-1–113105-3, Mar. 2011.
- [24] K.-H. Kao, A. S. Verhulst, W. G. Vandenberghe, B. Soree, W. Magnus, D. Leonelli, G. Groeseneken, and K. de Meyer, "Optimization of gate-on-source-only tunnel FETs with counter-doped pockets," *IEEE Trans. Electron Devices*, vol. 59, no. 8, pp. 2070–2077, Aug. 2012.
- [25] W. Vandenberghe, B. Soree, W. Magnus, and M. V. Fischetti, "Generalized phonon-assisted Zener tunneling in indirect semiconductors with non-uniform electric fields: A rigorous approach," *J. Appl. Phys.*, vol. 109, no. 12, pp. 124503-1–124503-12, Jun. 2011.
- [26] D. Sarkar, M. Krall, and K. Banerjee, "Electron-hole duality during band-to-band tunneling process in graphene-nanoribbon tunnel-field-effect-transistors," *Appl. Phys. Lett.*, vol. 97, no. 26, pp. 263109-1–263109-3, Dec. 2010.
- [27] *Sentaurus TCAD*, Synopsys, Mountain View, CA, USA, 2010.
- [28] O. M. Nayfeh, C. N. Chleirigh, H. John, G. Leonardo, J. L. Hoyt, and D. A. Antoniadis, "Design of tunneling field-effect transistors using strained-silicon/strained-germanium type-II staggered heterojunctions," *IEEE Electron Device Lett.*, vol. 29, no. 9, pp. 1074–1077, Sep. 2008.
- [29] W. G. Vandenberghe, B. Soree, W. Magnus, G. Groeseneken, and M. V. Fischetti, "Impact of field-induced quantum confinement in tunneling field-effect devices," *Appl. Phys. Lett.*, vol. 98, no. 14, pp. 143503-1–143503-3, Apr. 2011.
- [30] R. Li, L. Yeqing, Z. Guangle, L. Qingmin, C. S. Doo, T. Vasen, W. S. Hwang, Z. Qin, P. Fay, T. Kosel, M. Wistey, X. Huili, and A. Seabaugh, "AlGaSb/InAs tunnel field-effect transistor with on-current of 78 ( $\mu$ A/ $\mu$ m) at 0.5 V," *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 363–365, Mar. 2012.
- [31] A. Bowonder, "Low power band to band tunnel transistor," Ph.D. dissertation, Dept. EECS, Univ. California, Berkeley, CA, USA, 2010.
- [32] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits*, 2nd ed. Upper Saddle River, NJ, USA: Prentice-Hall, Jan. 2003, p. 27.

- [33] Q. T. Zhao, W. J. Yu, B. Zhang, M. Schmidt, S. Richter, D. Buca, J. Hartmann, R. Luptak, A. Fox, K. K. Bourdelle, and S. Mantl, "Tunneling field-effect transistor with a strained Si channel and a  $\text{Si}_{0.5}\text{Ge}_{0.5}$  source," *Solid-State Electron.*, vol. 74, pp. 97–101, Aug. 2012.
- [34] O. M. Nayfeh, C. N. Chleirigh, J. L. Hoyt, and D. A. Antoniadis, "Measurement of enhanced gate-controlled band-to-band tunneling in highly strained silicon-germanium diodes," *IEEE Electron Device Lett.*, vol. 29, no. 5, pp. 468–470, May 2008.
- [35] M. Schmidt, R. A. Minamisawa, S. Richter, J.-M. Hartmann, R. Luptak, A. Tiedemann, D. Buca, Q. T. Zhao, and S. Mantl, "Impact of strain and Ge concentration on the performance of planar SiGe band-to-band-tunneling transistors," in *Proc. Int. Conf. ULSI*, Mar. 2011, pp. 1–4.
- [36] E.-H. Toh, G. H. Wang, L. Chan, D. Sylvester, C.-H. Heng, G. S. Samudra, and Y.-C. Yeo, "Device design and scalability of a double-gate tunneling field-effect transistor with silicon-germanium source," *Jpn. J. Appl. Phys.*, vol. 47, pp. 2593–2597, Apr. 2008.
- [37] K. K. Bhuiwarka, M. Born, M. Schindler, M. Schmidt, T. Sulima, and I. Eisele, "P-channel tunnel field-effect transistors down to Sub-50 nm channel lengths," *Jpn. J. Appl. Phys.*, vol. 45, pp. 3106–3109, Apr. 2006.
- [38] Y. Khatami and K. Banerjee, "Steep subthreshold slope n-and p-type tunnel-FET devices for low-power and energy-efficient digital circuits," *IEEE Trans. Electron Devices*, vol. 56, no. 11, pp. 2752–2761, Nov. 2009.
- [39] K. K. Bhuiwarka, J. Schulze, and I. Eisele, "Performance enhancement of vertical tunnel field-effect transistor with SiGe in the  $\delta p^+$  Layer," *Jpn. J. Appl. Phys.*, vol. 43, pp. 4073–4078, Jul. 2004.
- [40] H. G. Virani, S. Gundapaneni, and A. Kottantharayil, "Double dielectric spacer for the enhancement of silicon p-channel tunnel field effect transistor performance," *Jpn. J. Appl. Phys.*, vol. 50, no. 4, pp. 04DC04-1–04DC04-6, 2011.
- [41] S. Hanson, B. Zhai, K. Bernstein, D. Blaauw, A. Bryant, L. Chang, K. K. Das, W. Haensch, E. J. Nowak, and D. M. Sylvester, "Ultralow-voltage, minimum-energy CMOS," *IBM J. Res. Develop.*, vol. 50, nos. 4–5, pp. 469–490, Jul. 2006.



**Mayank Shrivastava** (S'09–M'10) received the Ph.D. degree from the Indian Institute of Technology Bombay, Mumbai, India, in 2010.

He is currently with Intel, Mobile & Communications Group, Munich, Germany.



**Harald Gossner** (SM'06) received the Ph.D. degree in electrical engineering from Universität der Bundeswehr, Munich, Germany, in 1995.

He is a Senior Principal Engineer with Intel Mobile Communications, Munich.



**Thomas Schulz** received the Dipl.-Ing. and Dr.-Ing. degrees in Electrical Engineering from the Ruhr-University Bochum, Germany, in 1997 and 2001, respectively.

He was a Senior Staff Engineer with Infineon Technologies, Leuven, in 2006.



**Anukool Rajoriya** is currently pursuing the Ph.D. degree with the Indian Institute of Technology Bombay, Bombay, India.

His current research interests include physics and modeling of nanoscale devices, and device-circuit co-optimization.



**V. Ramgopal Rao** (M'98–SM'02) received the Dr. Ing. degree from Universität der Bundeswehr, Munich, Germany, in 1997.

He is currently an Institute Chair Professor in the Department of Electrical Engineering, Centre of Excellence in Nanoelectronics, IIT Bombay, Mumbai, India.